Cadence, Samsung Foundry Enter Multi-Year Agreement to Expand Design IP Portfolio
June 14, 2023 | Cadence Design Systems, Inc.Estimated reading time: 1 minute
Cadence Design Systems, Inc. announced ??that it has signed a multi-year agreement with Samsung Foundry to expand the availability of Cadence’s design IP portfolio on Samsung Foundry’s SF5A process technology, the latest 5nm process variant to support automotive applications. Through this agreement, joint customers can obtain a complete design IP solution from Cadence, a collaborative partner in the Samsung Advanced Foundry Ecosystem (SAFE™), including 112/56/25/10G PHY/MAC, PCI Express® (PCIe®) 6.0/5.0/4.0/3.1 PHY/Controller, Universal Chiplet Interconnect Express™ (UCIe™) PHY/Controller, USB3.x PHY/Controller and a complete PHY and controller offering for GDDR6 and DDR5/4.
The agreement also encompasses the enablement of the latest DDR5 8400+ and GDDR7 solutions on Samsung Foundry’s advanced SF3 technology, providing a future-proof migration path for leading customers seeking a high-performance, high-bandwidth memory interface solution for designing generative AI/ML, hyperscale, and high-performance computing (HPC) applications. The Cadence® design IP solution delivers optimal power, performance, and area (PPA) with rich feature sets to enable uncompromised differentiation, versatility, and innovation for large-scale SoC designs. In addition, Cadence provides full subsystem delivery with integrated PHY and controller IP to simplify integration, minimize risks, and enable faster time to market.
“Cadence and Samsung have been collaborating closely on Samsung EDA and IP ecosystem enablement for years. Through this new multi-year IP expansion plan, we further solidify our commitment to empowering joint customers with access to a complete design IP portfolio on SF5A technology as well as the leading DDR5 8400+ and GDDR7/6 solutions on SF3,” said Jongshin Shin, EVP of Samsung Foundry and Head of IP Ecosystem.
“Cadence is committed to expanding our IP portfolio to address our customers’ evolving design requirements,” said Rishi Chugh, vice president of product marketing in the IP Group at Cadence. “Through this collaboration with Samsung, we can deliver a rich set of high-performance IP with competitive PPA that meets the most demanding requirements for HPC, AI/ML, networking, storage, and automotive applications. Developing the latest GDDR7 IP on SF3 demonstrates our leadership in this market segment.”
Suggested Items
Samsung Electronics Begins Industry’s First Mass Production of 9th-Gen V-NAND
04/29/2024 | Samsung ElectronicsSamsung Electronics, the world leader in advanced memory technology, today announced that it has begun mass production for its one-terabit (Tb) triple-level cell (TLC) 9th-generation vertical NAND (V-NAND), solidifying its leadership in the NAND flash market.
TSMC Celebrates 30th North America Technology Symposium
04/29/2024 | TSMCTSMC unveiled its newest semiconductor process, advanced packaging, and 3D IC technologies for powering the next generation of AI innovations with silicon leadership at the Company’s 2024 North America Technology Symposium.
QinetiQ Achieves UK’s First Jet-to-Jet Teaming Between Aircraft and Autonomous Drone
04/29/2024 | QinetiQQinetiQ has successfully trialled the UK’s first Crewed-Uncrewed-Teaming demonstration between a crewed aircraft and an autonomous jet drone.
Warm Windows and Streamlined Skin Patches – IDTechEx Explores Flexible and Printed Electronics
04/26/2024 | IDTechExFlexible and printed electronics can be integrated into cars and homes to create modern aesthetics that are beneficial and easy to use. From luminous car controls to food labels that communicate the quality of food, the uses of this technology are endless and can upgrade many areas of everyday life.
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.