Copper Pillar Plating Systems: High Speed, Low Heat


Reading time ( words)

Abstract

The industry is seeing ever-more stringent requirements of interconnect technologies (ICT) from die through final assembly, in particular digital and analog high frequencies, undistorted signal propagation and efficient heat propagation are concerned. From wafer level packaging to the finished printed circuit board, copper pillars, and solid copper posts (with printed circuitry it is copper filled through-holes, respectively) continue to play a vital role in coping with high-speed/high-frequency and high wattage of sub and final assemblies.

Commonly used packaging concepts comprising wafer level plating, through-silicon-vias (TSV), redistribution layer design (RDL), intermediate pillars, macrobumps and copper-filled through-holes in the final circuitry will be addressed in this article, followed by an overlook of the extremely different pillar geometries within each packaging level, posing individual challenges on the copper plating chemistry and process. Practical aspects, namely dialing in the chemistry additives and process windows to match the relevant applications‘ needs will be reported, as well as the ongoing R&D work targeted for current and future requirements. The article concludes with actual research results on achievable copper textures and the subsequent performance of the plated copper interconnects as far as crystal lattices and the related thermal reliability are concerned.

To read the full version of this article which originally appeared in the September 2018 issue of PCB007 magazine, click here.

Share


Suggested Items

Jeff Waters: Isola Updates

11/08/2018 | Nolan Johnson and Barry Matties, I-Connect007
During PCB West 2018, Nolan Johnson and Barry Matties sat down with Jeff Waters, Isola CEO, to catch up on company activities, including the recent sale of the factory in Chandler, Arizona, the plan to build a new facility, product developments, current market dynamics, a new CFO, and much more.

Substrates for Advanced PCB Technologies: What Will the Future Hold?

11/06/2018 | Pete Starkey, I-Connect007
The UK chapter of the global IMAPS community of electronics and microelectronic packaging engineers shared a wealth of knowledge and wisdom about PCB substrate technology trends, developments, and future requirements in a webinar on the first of November.

Catching up with... HSIO Technologies President James Rathburn

11/05/2018 | Dan Beaulieu
Dan Beaulieu checked in with HSIO Technologies President James Rathburn recently to see what he and his team are up to and learned how they are using liquid crystal polymers and other materials to focus on increasing high-speed and high-density PCBs for uses in all markets.



Copyright © 2018 I-Connect007. All rights reserved.