It’s Only Common Sense: Nice Guys Really Can Finish First
The Right Approach: I Hear the Train A Comin'
Marcy's Musings: The Growing IndustryIMAPS & IPC to Host Onshoring Workshop
April 16, 2024 | IPCEstimated reading time: 2 minutes
The International Microelectronics Assembly and Packaging Society (IMAPS) and IPC will host an Onshoring Workshop to discuss ongoing progress and forward-looking strategies to drive the Onshoring Advanced Packaging and Assembly, April 29 – May 1, 2024, in Arlington, Virginia.
This workshop will bring together Government agencies, the DIB (Defense Industrial Base) and Advanced Packaging and Assembly stakeholders to discuss their ongoing efforts to develop advanced packaging capability onshore. The mission of this event is to engage the domestic semiconductor industry by providing updates on US Government and Defense initiatives that are critical to the onshoring of the microelectronic assembly and packaging supply chain. Advanced packaging initiatives lead by numerous Government agencies, including the Department of Commerce/NIST (ME Commons, NAPMP and NSTC), DoD (RESHAPE, SHIP, STAM, STEAM PIPE, SCALE, IBAS, Title III), and DARPA (NGMM) will be presenting.
The workshop will feature three days of program focused sessions, informative keynote presentations, a work force development session, panel discussions and a variety of networking opportunities. The event will kick-off on Monday April 29th with a pre-program day with 2-hour professional development courses and/or additional working groups addressing a variety of topics relevant to the onshoring of advanced packaging. The 2024 workshop also features opportunities for sponsorship and tabletop exhibitors.
Attendees can help shape another successful Onshoring Workshop by contributing their valuable insight! A United States Passport is required for registration.
Keynotes include:
- Ms. Adele Ratcliff, Director of Innovation Capability and Modernization (ICAM) Office
- Dr. Dev Palmer, Next-Generation Microelectronics Manufacturing (NGMM) Program Managing Director, DARPA
- Dr. Dev Shenoy, Office of the Undersecretary of Defense, Director of the Defense Microelectronics Cross Functional Team
- Dr. Eric Lin, Deputy Director, CHIPS Research and Development Program
- Dr. George Orji, Deputy Director, Chips NAPMP
- Dr. Joshua Hawke, Navy, OUSD R&E RF/OE Initiatives, Technical Execution Area Lead
- Ms. Molly Just, Director of CHIPS Coordination Cell, OUSD A&S
Comment from the Technical Program Chair:
“With the exceptional engagement of our Technical Steering Committee members, we have assembled a comprehensive program for this year’s Workshop with representation from all of the US Government and Defense agencies that are tasked with driving the advanced packaging onshoring efforts and associated supply chain stakeholder enhancements. During this event, attendees will be updated directly from DoD leaders and their industry performers on current and future programs that will address and inform U.S. Government advanced packaging roadmaps. This workshop also provides outstanding opportunities to interface with multiple levels of Government leadership, the Defense Industrial Base, and Commercial Suppliers, all of whom share a common goal to make the USA more self-sufficient in microelectronics manufacturing.” ~ Ted Tessier, IBM
Share on:
Suggested Items
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
IDTechEx Explores the Role of 3D Cu-Cu Hybrid Bonding in Powering Future HPC and AI Products
04/18/2024 | PRNewswireSemiconductor packaging has evolved from traditional 1D PCB levels to cutting-edge 3D hybrid bonding at the wafer level, achieving interconnecting pitches as small as single micrometers and over 1000 GB/s bandwidth. Key parameters, including Power, Performance, Area, and Cost, are crucial considerations
Material Insight: The Importance of Standards for the Chip Packaging Industry
04/12/2024 | Dr. Preeya Kuray -- Column: Material InsightI had the great pleasure of recently attending the National Institute of Standards and Technology’s (NIST) CHIPS R&D Chiplets Interfaces Technical Standards Workshop. The purpose was to bring together technical experts across industry and academia to deliberate one of the most pressing technological matters of 2024: chip packaging standards.
Infineon, Amkor Deepen Partnership and Strengthen European Supply Chain for Semiconductor Solutions
04/10/2024 | InfineonInfineon Technologies AG, a leader in power systems and IoT, is strengthening its outsourced backend manufacturing footprint in Europe and announced a multi-year partnership with Amkor Technology, Inc., a leading provider of semiconductor packaging and test services.
Indium’s Sze Pei Lim to Present on Semiconductor Packaging at ICEP Japan
04/02/2024 | Indium CorporationIndium Corporation’s Senior Global Product Manager for Semiconductor and Advanced Materials, Sze Pei Lim, is scheduled to present at the International Conference on Electronics Packaging (ICEP 2024).